

The logo features a series of overlapping squares in shades of blue and white, arranged in a stepped pattern that leads to the text.

VAX

A horizontal bar with a blue-to-white gradient and a small square icon on the left.

## Agenda

- VAX and its History
- VAX ISA
- VAX Virtual Address
- Microcode

# What is VAX?

*Virtual Address eXtension*

- Developed by Digital Equipment Corporation (DEC) in the mid-1970s
- A 32-bit CISC orthogonal instruction set
- A commercial pioneer in using virtual address
- Replace 16-bit PDP-11 ISA
- 15 – 20 year architecture life span
- Compatible with PDP-11 software


## VAX History



First VAX 11/780 in CMU

|                      |                  |
|----------------------|------------------|
| 1977 – VAX 11/780    | TTL              |
| 1980 – VAX 11/750    | TTL              |
| 1980 – VAX 11/730    | TTL              |
| 1984 – VAX 8600      | ECL              |
| 1985 – MicroVAX II   |                  |
|                      | MicroVAX chip    |
| 1986 – VAX 8800      | ECL              |
| 1987 – MicroVAX 3600 |                  |
|                      | CVAX chip        |
|                      | VAX station 2000 |
| 1989 – VAX6600       |                  |
|                      | NVAX chip        |
| 1989 – VAX9000       | ECL              |

A single ISA with diversified and evolved hardware implementations



## VAX ISA Summary

- 32-bit CISC Architecture
- 16 32-bit registers (r0, r1, .., r15)
  - r12, r13, r14, r15 reserved for AP, FP, SP, PC
- 300+ variable length instructions
- 22 addressing modes
- ISA Designed for Compiler Simplicity and Reduced Code Size

# Data Types

| Data Type                 | Size                                | Range (decimal)   |                  |
|---------------------------|-------------------------------------|---|------------------|
| Integer                   |                                     | Signed  | Unsigned         |
| Byte                      | 8 bits                              | -128 to +127  | 0 to 255         |
| Word                      | 16 bits                             | -32768 to +32767  | 0 to 65535       |
| Longword                  | 32 bits                             | $-2^{31}$ to $+2^{31}-1$                                    | 0 to $2^{32}-1$  |
| Quadword                  | 64 bits                             | $-2^{63}$ to $+2^{63}-1$                                    | 0 to $2^{64}-1$  |
| Octaword                  | 128 bits                            | $-2^{127}$ to $+2^{127}-1$                                  | 0 to $2^{128}-1$ |
| Float                     |                                     |   |                  |
| F_floating                | 32 bits                             | Approx. 7 decimal digits precision.                         |                  |
| D_floating                | 64 bits                             | Approx. 16 decimal digits precision.                        |                  |
| G_floating                | 64 bits                             | Approx. 15 decimal digits precision.                        |                  |
| H_floating                | 128 bits                            | Approx. 33 decimal digits precision.                        |                  |
| Packed Decimal String     | 0 to 16 bytes (31 digits)           | Numeric, two digits per byte, sign in low half of last byte |                  |
| Character String          | 0 to 65535 bytes                    | One character per byte                                      |                  |
| Variable-length Bit Field | 0 to 31 bytes (DIGITS)              | $-10^{31}-1$ to $+10^{31}-1$                                |                  |
| Queue                     | $\geq 2$ longwords<br>/ queue entry | 0 through 2 billion entries                                 |                  |

Recreated from Table 2-1 in VAX Architecture Handbook (1981)

That is, the VAX is a 32-bit architecture. The word instruction is the word operation in MIPS and other data formats.

Most VAX longword is 4 bytes. Floats of 4 bytes size are also possible. Character String

Rich hardware data types to simplify compiler

# Sample Instructions (1/3)

| Instruction type   | Example   | Instruction meaning   |
|--------------------|---|---|
| Data transfers     | Move data between byte, half-word, word, or double-word operands; * is data type              |   |
|                    | mov*  | Move between two operands                                   |
|                    | movzb*  | Move a byte to a half word or word, extending it with zeros |
|                    | movl*   | Move the 32-bit address of an operand; data type is last    |
|                    | push*   | Push operand onto stack                                     |
| Arithmetic/logical | Operations on integer or logical bytes, half words (16 bits), words (32 bits); * is data type |   |
|                    | add*  | Add with 2 or 3 operands                                    |
|                    | cmp*  | Compare and set condition codes                             |
|                    | tst*  | Compare to zero and set condition codes                     |
|                    | ash*  | Arithmetic shift  |
|                    | clr*  | Clear   |
|                    | cvtb*   | Sign-extend byte to size of data type                       |

Figure E.4 Classes of VAX instructions with examples. The asterisk stands for multiple data types: b, w, l, d, f, g, h, and q. The underline, as in add\_, means there are 2-operand (addd2) and 3-operand (addd3) forms of this instruction.

## Sample Instructions (2/3)

|           |  |  |
|-----------|--|--|
| Control   | Conditional and unconditional branches |  |
|           | <u>beq</u> *, <u>bneq</u> *            | Branch equal, branch not equal                             |
|           | <u>bleq</u> *, <u>bgeq</u> *           | Branch less than or equal, branch greater than or equal    |
|           | <u>brb</u> *, <u>brw</u> *             | Unconditional branch with an 8-bit or 16-bit address       |
|           | <u>jmp</u> *                           | Jump using any addressing mode to specify target           |
|           | <u>aob1eq</u> *                        | Add one to operand; branch if result $\leq$ second operand |
|           | <u>case</u> *                          | Jump based on case selector                                |
| Procedure | Call/return from procedure             |  |
|           | <u>calls</u> *                         | Call procedure with arguments on stack (see Section E.6)   |
|           | <u>callg</u> *                         | Call procedure with FORTRAN-style parameter list           |
|           | <u>jsb</u> *                           | Jump to subroutine, saving return address (like MIPS jal)  |
|           | <u>ret</u> *                           | Return from procedure call                                 |

Figure E.4 Classes of VAX Instructions with examples. The asterisk stands for multiple data types: b, w, l, d, f, g, h, and q. The underline, as in add\*, means there are 2-operand (add2) and 3-operand (add3) forms of this instruction.

## Sample Instructions (3/3)

|                |   |   |
|----------------|---|---|
| Floating point | Floating-point operations on D, F, G, and H formats |   |
|                | <u>add</u> ***                                      | Add double-precision D-format floating numbers                |
|                | <u>sub</u> ***                                      | Subtract double-precision D-format floating numbers           |
|                | <u>mul</u> f*                                       | Multiply single-precision F-format floating point             |
|                | <u>poly</u> f                                       | Evaluate a polynomial using table of coefficients in F format |
| Other          | Special operations                                  |   |
|                | <u>crc</u>  | Calculate cyclic redundancy check                             |
|                | <u>insque</u>                                       | Insert a queue entry into a queue                             |

Figure E.4 Classes of VAX Instructions with examples. The asterisk stands for multiple data types: b, w, l, d, f, g, h, and q. The underline, as in add\*, means there are 2-operand (add2) and 3-operand (add3) forms of this instruction.

# Instruction Variants

## ■ Instruction Variants

### □ Operation + Data type + # of Operands

- Operation – add, sub ...
- Data type – byte, word, dword,
- # of operands – 1 ~ 3 register and 1~3 memory (depends on operations)

## ■ One Sample — ADD

The operation add works with data types byte, word, long, float, and double and comes in versions for either 2 or 3 unique operands, so the following instructions are all found in the VAX:

addb2    addw2    addl2    addf2    addd2  
addb3    addw3    addl3    addf3    addd3

The total combination of instructions is 304+, not including address mode variances!

# Addressing Modes

## ■ General Register Addressing

- Literal (3 types)
- Register
- Register deferred
- Autodecrement and Autoincrement
- Autoincrement deferred
- Byte, Word, Longword displacement
- Byte, Longword displacement deferred
- Indexed

## ■ Program Counter Addressing

- Immediate
- Absolute
- Byte relative
- Byte relative deferred
- Word relative
- Word relative deferred
- Longword relative
- Longword relative deferred

Register – Register

Register–Memory

Memory – Memory

Total 22 Addressing Modes

## Address mode syntax examples


| Addressing mode name                 | Syntax                      | Example            | Meaning   | Length of address specifier in bytes |
|--------------------------------------|-----------------------------|--------------------|---|--------------------------------------|
| Literal                              | #value                      | #-1                | -1  | 1 (6-bit signed value)               |
| Immediate                            | #value                      | #100               | 100   | 1 + length of the immediate          |
| Register                             | r <i>n</i>                  | r3                 | r3  | 1                                    |
| Register deferred                    | (r <i>n</i> )               | (r3)               | Memory[r3]  | 1                                    |
| Byte/word/long displacement          | Displacement ( <i>m</i> )   | 100(r3)            | Memory[r3 + 100]  | 1 + length of the displacement       |
| Byte/word/long displacement deferred | @displacement ( <i>m</i> )  | @100(r3)           | Memory[Memory[r3 + 100]]  | 1 + length of the displacement       |
| Indexed (scaled)                     | Base mode [ <i>rx</i> ]     | (r3)[r4]           | Memory[r3 + r4 × <i>d</i> ]<br>(where <i>d</i> is data size in bytes) | 1 + length of base addressing mode   |
| Autoincrement                        | (r <i>n</i> ) <sup>+</sup>  | (r3) <sup>+</sup>  | Memory[r3]; r3 = r3 + <i>d</i>  | 1                                    |
| Autodecrement                        | -(r <i>n</i> )              | -(r3)              | r3 = r3 - <i>d</i> ; Memory[r3]                                       | 1                                    |
| Autoincrement deferred               | @(r <i>n</i> ) <sup>+</sup> | @(r3) <sup>+</sup> | Memory[Memory[r3]]; r3 = r3 + <i>d</i> - 1                            |                                      |

Figure E.2 From Appendix E

## Instruction Encoding

- A one to two byte OPCODE specifies the operation, number of operands, and data type
- After the OPCODE has indicated the number of operands, each operand is represented by an Operand Specifier.
- The Operand Specifier indicates the addressing mode for the operand and the first parameter. Any further parameters must then be read in following their designated Operand Specifier.


# Instruction Encoding



VAX is variable length encoding

## Instruction Encoding - LOAD

MIPS: lw r5, 6(r1)



VAX: movl 6(r1), r5





# Call/Ret Instructions

- “calls” VAX Instruction
    - Multi-cycle instruction
    - Intended to automate and regulate the methods for preserving state before a call
    - Uses user-defined bitmask to determine which registers to save
    - Updates AP and FP to point to current frame’s parameters
    - Updates PC to exec new procedure

- “ret” VAX Instruction
    - Multi-cycle instruction
    - Intended to automate and regulate the restoration of saved state after the return of a call
    - Does the opposite of the “calls” VAX Instruction

These instructions can be highly inefficient.

# Code Density

```

swap(int v[], int k)
{
    int temp;
    temp = v[k];
    v[k] = v[k+1];
    v[k+1] = temp;
}
  
```

MIPS:  
 int v[] = \$4  
 int k = \$5


VAX:  
 int v[] = 4(ap)  
 int k = 8(ap)

| MIPS versus VAX   |   |
|---|---|
| Saving register   |   |
| swap: addi \$29,\$29, -12<br>sw \$2, 0(\$29)<br>sw \$15, 4(\$29)<br>sw \$16, 8(\$29)                              | swap: .word ^m(r0,r1,r2,r3>   |
| Procedure body  |   |
| muli \$2, \$5, 4<br>add \$2, \$4, \$2<br>lw \$15, 0(\$2)<br>lw \$16, 4(\$2)<br>sw \$16, 0(\$2)<br>sw \$15, 4(\$2) | movl r2, 4(a)<br>movl r1, 8(a)<br>movl r3, (r2)[r1]<br>addl3 r0, #1,8(ap)<br>movl (r2)[r1],(r2)[r0]<br>movl (r2)[r0],r3 |
| Restoring registers   |   |
| lw \$2, 0(\$29)<br>lw \$15, 4(\$29)<br>lw \$16, 8(\$29)<br>addi \$29,\$29, 12                                     |   |
| Procedure return  |   |
| jr \$31   | ret   |

FIGURE III.6 MIPS versus VAX assembly code of the procedure swap in Figure III.5 on page III-13.

MIPS code density drops ONly 5 RET inst and 4 addressing modes  
 Total Code Body Memory Access Bytes = 4 VAX VAX = 17, 4, 15, 16, 1, 27 bytes


# Virtual Address Layout



4GB Virtual Address Space (2GB Shared), 512Bytes Page Size


## Virtual Address Extension Space

- Using mem. management with page tables, protection, and page faults VAX maps physical memory to a 32-bit (4GB) address space
- It is divided as shown in the figure to the right:




Recreated using Figure 6-1 from VAX Architecture Handbook

# Virtual Address Translation



Each Region (S, P0, P1) has One-Level Page Table.  
System Page Table (S) is stored in physical memory directly.  
User Page Tables (P0, P1) are stored in S Region virtual address space.


## Microcode - How to Control Circuit?



Each instruction will be translated to a sequence of control signals.

## Find a generic & simple way to control circuit?

# Microcode - Concept



## Horizontal & Vertical Microcode

### Horizontal Microcode


Control field for each control point in the machine

μseq μaddr A-mux B-mux bus enables register enables ...

### Vertical Microcode (two-level)

Compact & simple microinstructions

Local decoded to generate all control points



Same ISA can have different microcode designs

# Microcode - Programming

Sample microcode for MicroVAX:

```
;      ADDx2 operation:
;
;      dst.mx <-- dst.mx + src.rx

;***  ADDx2 not RMODE ***


ADDB2..:                                ; opcode = 80
;ADDL2:                                ; opcode = C0
;ADDW2:                                ; opcode = A0
;***** Hardware dispatch *****;
W[0]<--W[2]+W[0], SET.PSLCC, LEN(DL),    ; do the add, set psl cc's
GOTO[WRITE.MEM..]                      ; go write result to memory

;***  ADDx2 RMODE ***

ADDB2.OP..:
;***** Hardware dispatch *****;
G(RN)<--G(RN)+W[0], SET.PSLCC, LEN(DL),    ; do the add, set psl cc's
EXECUTE.IID                            ; decode next instruction
```


Use microcode routines to implement ISA instructions

## Microprogrammed Pipeline



Microcode optimization, no hardware cost,  
horizontal microcode only.

# Micropipeline




ADDL2 byte-disp(R1), R2

FIRST OPERAND:  $VA \leftarrow R1 + \text{disp}$ , READ to MD0, New Decode  
 SECOND OPERAND:  $Rptr \leftarrow 2$ , MD1  $\leftarrow R[Rptr]$ , New Decode  
 ADDL2:  $R[Rptr] \leftarrow MD0 + MD1$ , New Decode  
 Start of next Instruction: ...

Translate every CISC instruction to RISC-like microinstructions. Pipeline microinstructions like MIPS

# Macropipeline



First, pipeline at VAX instruction level  
 Second, pipeline at microcode instruction level in some macro stages.

# Summary

- **VAX and its history**  
*Virtual Address eXtension*, classic VAX 11-780
- **VAX ISA**  
32-bit Variable length CISC ISA
- **VAX Virtual Address**  
4GB VA, 1GB PA, 512bytes page size
- **Microcode**  
A generic way to control circuit
- **Microcode Pipeline**  
Microprogrammed pipeline, Micropipeline, Macropipeline

Thank you. 😊



## Project References

Hennessy, John L., and David A. Patterson.  
Computer Architecture A Quantitative  
Approach. 3. San Francisco: Morgan  
Kaufmann Publishers, 2003.

VAX Architecture Handbook. Digital  
Equipment Corporation, 1981.