Quick-and-Dirty Memory Access Tracing with Instruction-Based Sampling*

Lukas Wenzel¹, Sven Köhler¹, Henriette Hofmeier², Felix Eberhardt¹
¹Hasso Plattner Institute, Potsdam  ²Ruhr University Bochum
{firstname.lastname}@hpi.rub.de

ABSTRACT
With the increasing deployment of heterogeneous memory architectures, the efficient execution of a workload becomes more sensitive to fine-grained memory placement decisions. To establish a sound information base for such decisions, we must first understand memory access behavior beyond the level of coarse-grained statistics. However, collecting detailed memory traces is a costly process. Therefore, we propose a low-overhead solution based on instruction-based sampling [3] that provides incomplete yet informative access sequences. We showcase the practical value of such sparse traces by analyzing the overhead and comparing workload runs on two memory technologies with distinct characteristics.

Concept. There is an extensive body of prior work on obtaining detailed memory traces: Running the workload in a full-system simulator [1] provides accurate and detailed information about the progress of memory instructions, at the cost of orders of magnitude longer experiment durations, though no behavioral distortion due to the application running in simulated time. Alternative techniques rely on binary instrumentation [2], where accesses are tracked by augmenting each relevant instruction with a call to a logging function. Because the workload runs natively on hardware, traces are obtained at a lower cost compared to full system simulation, although the added tracing overhead can distort workload behavior.

For our envisioned purposes, the aforementioned techniques’ focus on completeness is not required, opening different tradeoffs in terms of overhead. We leverage the extensive performance measurement infrastructure present in most hardware platforms to collect only a subset of all memory accesses issued by the workload. The underlying mechanism is instruction-based sampling, which is generally used to identify sections of program code with a specific performance impact. A hardware performance counter is set up to track events that characterize this impact, and a threshold is set that, when crossed, triggers an interrupt saving the architectural state at the time of the last event. Usually, the instruction pointer is taken from this state to derive a statistical distribution of the instructions responsible for the event, but for memory tracing purposes, the data address related to load or store events is recorded instead. The threshold controls the proportion of memory accesses that can be observed, with the assumption that frequently accessed addresses have a higher probability of appearing in the final sparse trace.

In addition to the access trace, we are interested in the virtual memory layout, to associate accesses with their semantic memory region and thus distinguish unrelated access patterns. Under the goal of memory placement, dynamic heap allocations play an important role and need to be traced as well. This is possible by intercepting the library calls necessarily occurring every state change.

Showcase. To demonstrate the properties of the proposed technique, we collect sparse traces for the five kernels and three pseudo applications of the NAS Parallel Benchmarks suite (NPB) version 3.4.1 as an exemplary workload. Observing relevant differences in the collected traces between heterogeneous memory resources showcases the technique’s value. In future work, we will use these traces to optimize memory placement decisions.

We conducted our experiments on an IBM PowerSystem S924 in a dual-socket NUMA configuration running Linux. This system features an IBM / BittWare Hybrid Memory Subsystem (HMS) card, which attaches NVMe storage through a DRAM cache to the physical memory space via an OpenCAPI 3.0 link. HMS memory accesses can have much longer and asymmetric read/write latencies compared to regular system DRAM. Performance characteristics range from 170 GB/s at 65 ns latency for local NUMA accesses to 20 GB/s over OpenCAPI with microsecond NVMe latencies.

We have implemented an interposer library that is applied to the workload binary via the LD_PRELOAD mechanism, which tracks heap allocations and implements a common first-fit allocation algorithm between anonymously mapped DRAM and explicitly mapped HMS memory for comparable results. This suffices for the simple behavior of the NPB suite (all allocations up front), but future work can incorporate libmemkind, which offers more sophisticated placement and allocation facilities. Access traces are collected using the perf tool, which wraps both workload and interposer library and configures the instruction-based sampling infrastructure.

We executed various memory and instrumentation configurations four repetitions each and analyzed with the perf tool both with and without perf instrumentation, to gauge apparent processor and wall-clock time overheads. The geometric mean of instrumentation slowdowns over all measured benchmarks was 6.0 % processor time and introduced 30.5 % wall-clock time overhead at maximum sampling precision and a rate of 250 Hz. While not acceptable in all application scenarios, we believe these slowdowns qualitify the technique for online workload observation and placement decision refinement.

The obtained series of traces—as shown in the poster—clearly indicates varying patterns of memory traffic over different allocations, execution phases and memory resources and form an invaluable basis for our future work on memory placement strategies.

ACKNOWLEDGEMENTS
This work was funded by the Deutsche Forschungsgemeinschaft (DFG, German Research Foundation) – 502228341 (“Memento”). Hardware for the experiments was kindly provided by the IBM Research & Development Lab, Böblingen.

---

*This poster abstract was accepted at the 17th USENIX Symposium on Operating Systems Design and Implementation (OSDI’23), Poster Session.
REFERENCES


Quick-and-Dirty Memory Access Tracing with Instruction-Based-Sampling

Lucas Wenzel¹, Sven Köhler², Henriette Hofmeier², Felix Eberhardt¹
¹ Hasso Plattner Institute, Potsdam ² Ruhr University Bochum

Motivation
- Despite a homogenous address space, heterogeneous memory resources have substantially varying characteristics
- Applications often fail to leverage different memory resources efficiently
- We propose low-overhead traces to understand the dynamics of memory allocation and access to understand performance and energy impact

Concept and Approach
- Instruction-Based Sampling records architectural state at randomized intervals of selected hardware events [3]
- We record accessed data addresses, sampling over memory read and write instruction events
- Trigger threshold controls proportion of observed memory accesses, with frequently accessed locations more likely to appear

Capturing Allocations
- To understand workload dynamics and semantic relations in the address space, we associate memory accesses to allocated buffers
- We wrote tracealloc, a prototypical interposer library that is injected via LD_PRELOAD
- It intercepts and logs malloc(), free(), calloc(), realloc(), memalign()...

In Relation To Alternative Approaches

<table>
<thead>
<tr>
<th>Software Only [1]</th>
<th>PMC Support</th>
<th>Custom Hardware Instrumentation</th>
<th>Hardware Simulation [1]</th>
</tr>
</thead>
<tbody>
<tr>
<td>OS level: microkernel</td>
<td>BBS with Linux perf interface</td>
<td>FPBA-based memory controller tracking accesses</td>
<td>System-level or processor simulator support</td>
</tr>
<tr>
<td>Full coverage</td>
<td>Low overhead</td>
<td>Full coverage</td>
<td>Full coverage (system-level or processor simulator support)</td>
</tr>
</tbody>
</table>

Experimental Setup & Hardware
- IBM PowerSystem S924, dual socket NUMA (2666 MHz DDR4)
- IBM / BittWare Hybrid Memory Subsystem card (OpenCAPI 3.0 attached NVMe storage)
- NAS Parallel Benchmarks suite version 3.4.1 (OpenMP, C++)

Overhead Evaluation

<table>
<thead>
<tr>
<th>Processor Time Overhead (Relative Time in Seconds)</th>
<th>Processor Time Slowdown (Growth by Time in Seconds)</th>
<th>Wall-Clock Time Overhead (Relative Time in Seconds)</th>
<th>Wall-Clock Time Slowdown (Growth by Time in Seconds)</th>
</tr>
</thead>
<tbody>
<tr>
<td>LocalDRAM Perf [500Hz]</td>
<td>4.7% (0.03)</td>
<td>6.0% (0.02)</td>
<td>1.1% (0.00)</td>
</tr>
<tr>
<td>LocalDRAM Perf [1000Hz]</td>
<td>6.5% (0.06)</td>
<td>12.3% (0.14)</td>
<td>1.6% (0.01)</td>
</tr>
<tr>
<td>LocalDRAM Perf [5000Hz]</td>
<td>9.0% (0.09)</td>
<td>21.2% (0.20)</td>
<td>2.1% (0.02)</td>
</tr>
<tr>
<td>FarDRAM Perf [500Hz]</td>
<td>1.3% (0.00)</td>
<td>5.3% (0.04)</td>
<td>1.2% (0.01)</td>
</tr>
<tr>
<td>FarDRAM Perf [1000Hz]</td>
<td>1.4% (0.01)</td>
<td>6.4% (0.06)</td>
<td>1.3% (0.01)</td>
</tr>
<tr>
<td>FarDRAM Perf [5000Hz]</td>
<td>1.5% (0.01)</td>
<td>7.2% (0.08)</td>
<td>1.5% (0.02)</td>
</tr>
<tr>
<td>AllRAM Perf [500Hz]</td>
<td>3.3% (0.04)</td>
<td>4.4% (0.05)</td>
<td>0.8% (0.01)</td>
</tr>
<tr>
<td>AllRAM Perf [1000Hz]</td>
<td>3.4% (0.05)</td>
<td>6.2% (0.08)</td>
<td>1.0% (0.01)</td>
</tr>
<tr>
<td>AllRAM Perf [5000Hz]</td>
<td>3.4% (0.05)</td>
<td>6.3% (0.09)</td>
<td>1.2% (0.02)</td>
</tr>
<tr>
<td>AllRAM</td>
<td>5.2% (0.06)</td>
<td>7.7% (0.11)</td>
<td>1.7% (0.03)</td>
</tr>
</tbody>
</table>

References