Intel VTune Amplifier XE

Seminar Software Profiling

Lena Herscheid

Supervisor: Dr. Peter Tröger

May 27th 2013

Agenda

- Overview
 - Sampling Approach
- Features
 - Algorithm Analysis
 - Hardware Profiling
- How It Works
 - User mode Sampling
 - Hardware Event Sampling
- Evaluation

Overview

- Commercial profiling tool
 - part of Intel Parallel Studio or standalone
 - provides CLI and GUI
 - Visual Studio and Eclipse plugins
- Fortran, C, C++, Java, .NET, Assembly
- Linux and Windows



The Sampling Approach

an ever-present trade-off: **Overhead** ⇔ **Information** idea: collect information sporadically

- time-driven: uniform time period between samples
- event-driven: uniform number of events between samples
- + less intrusive \rightarrow no side effects introduced by profiling
- + small impact on execution speed \rightarrow detect timing issues accurately
- + low overhead
 - + user-mode sampling: about 5% (default interval of 10ms)
 - + hardware event-based sampling: about 2% (1ms sampling interval)


Sampling Mistakes

- the entire sampling interval before an event is attributed to the code context
 - 10-2000k events depending on sampling interval
 - negligible for many samples and frequent events
- per-user filtering switched off by default
 - (and cannot be switched on again after installation...)
 - samples from all processes on the system are collected!
- call graphs are approximated and can be misleading
 - with infrequently asymmetric call patterns

Profiling Workflow

applications are profiled under different configurations

- collects a subset of supported metrics in one analysis run
- re-configure and re-run multiple times
 - to keep overhead low for each run
- debug symbols needed
 - for source-code-line granularity




Agenda

- Overview
 - Sampling Approach
- Features
 - Algorithm Analysis
 - Hardware Profiling
- How It Works
 - User mode Sampling
 - Hardware Event Sampling
- Evaluation

Algorithm Analysis

Choose viewpoint depending on profiling objective:

- Where are significant portions of time spent?
 - **→** Hotspot Analysis
- How well is CPU time utilized? How well are threads scheduled?
 - **→** Concurrency Analysis
- What are causes of ineffective CPU utilization?
 - → Waits and Locks Analysis



VTune Examples

- CPU/Memory benchmarks (http://www.roylongbottom.org.uk)
 - Whetstone: floating point computations
 - RandMem: memory read/write
- System configuration:

Processor: Intel(R) Core(TM) i3-2310M CPU @ 2.10GHz 2.10 GHz

Installed memory (RAM): 6.00 GB (5.84 GB usable)

System type: 64-bit Operating System, x64-based processor

Hotspot Analysis (Whetstone)

Call Stack▼	CPU Time: Total by Utilization	CPU Time: Self by Utilization	* >	Ov. 🔌	Ov. [≫]		pa2		
Call Stack*	🔲 Idle 📕 Poor 📋 Ok 📕 Ideal 📕 Over	☐ Idle ☐ Poor ☐ Ok ☐ Ideal ☐ Over		an.	an.	pa			
⊟Total	11.631s	0s		100.0%	0s		calc	ulateM	Hz
□ RtIUserThreadStart	11.631s	0s		100.0%	0s	r	[Oth	ers]	
BaseThreadInitThunk □ BaseThreadInitThunk	11.631s	0s		100.0%	0s	H			
CountLoop	5.608s	0.010s		0.0%	0s	whe	Cou	whe	0x14
□_tmainCRTStartup	6.023s	0s		100.0%	0s	whe	_tm	crtex	0x14
□ main	6.023s	0.012s		100.0%	0s	whe	main	whe	0x14
■ whetstones	5.939s	5.509s		100.0%	0.010s	whe	whe	whe	0x14
⊞ pout	0.010s	0.010s		0.0%	0s	whe	pout	whe	0x14
⊕ pa	0.370s	0.370s		0.0%	0s	whe	pa(fl	whe	0x14
	0.010s	0.010s		0.0%	0s	whe	[lmp		0x14
	0.040s	0.040s		0.0%	0s	whe	[lmp		0x14
± getDetails	0.071s	0s		0.0%	0s	whe	getD	asm	0x14
Selected 1 row	s): 5.9	939s	5.509s	100.0%	0.010s				



This section lists the most active functions in your application.

CPU Time

5.509s

5.198s


0.370s 0.370s 0.071s 0.113s

Top Hotspots

Function

whetstones

whetstone2




Bottom-Up View

Hotspot Analysis (Whetstone)


Sour Line	Source	CPU Time by Utilization ☆ □ Idle ■ Poor □ Ok ■ Ideal □ Over	Ov. A	
574	{			
575	if (calibrate == 0)			
576	{			
577	ResumeThread(hThreadHandle);			
578	<pre>SetThreadPriority(hThreadHandle, THREAD_PRIORITY_BELOW_NORMAL);</pre>			
579	}			
580	<pre>mainCount = mainCount + 1;</pre>			
581	for(i=1; i <n5; i++)<="" td=""><td></td><td></td><td></td></n5;>			
582	{			
583	x = (SPDP) (t*atan(t2*sin(x)*cos(x)/(cos(x+y)+cos(x-y)-1.0)));	0.650s	0s	=
584	y = (SPDP) (t*atan(t2*sin(y)*cos(y)/(cos(x+y)+cos(x-y)-1.0)));	0.679s	0s	
585	}			
586	t = (SPDP)1.0 - t;			_
587	if (calibrate == 0)			
588	{			=
589	SuspendThread(hThreadHandle);			-
590	}			
591	}			
592	<pre>while ((mainCount + threadCount) < (xtra));</pre>			
593	t = t0;			
594	end_time();			
595	timeb = secs;			

Concurrency Analysis




- thread concurrency > CPU usage: thread oversubscription
- CPU usage > thread concurrency: spinning threads


Concurrency Analysis (Whetstone)




Concurrency Analysis (Whetstone)




Locks and Waits Analysis (Whetstone)






Locks and Waits Analysis (Whetstone)



Hardware Profiling

- CPU-specific events and metrics
- profiling mode defines presets for Sample After Value and Events



Hardware Profiling: General Exploration (RandMem)

Memory Latency

Selected 1 row(s): 12,578,500,337 13,417,639,464

LLC Miss: 0.045 LLC Hit: 0.293

A significant proportion of cycles is being spent on data fetches that miss in the L2 but hit in the LLC. This metric includes coherence penalties for shared data. If contested accesses or data sharing are indicated as likely issues, address them first. Otherwise, consider the same performance tuning as you would apply for an...

DTLB Overhead: 0.103

A significant proportion of cycles is being spent handling first-level data TLB misses. As with ordinary data caching, focus on improving data locality and reducing working-set size to reduce DTLB overhead. Additionally, consider using profile-guided optimization (PGO) to collocate frequently-used data on the same page. Try...

Contested Accesses: 0.083

There is a high number of contested accesses to cachelines modified by another core. Consider either using techniques suggested for other long latency load events (for example, LLC Miss) or reducing the contested accesses. To reduce contested accesses, first identify the cause. If it is synchronization, try increasing...

	Data Sharing: ®	0.042											Pipeline ! ^	☆ Viewing 4 1 of 9 ▶ select
Function / Call Stack	CPU_CLK THREAD		CPI	>>								В	ack-end Bound	Loading data. Please wait
		INST_RET	Rate	Re.	Bad Spec	Memory Latency			Memory Replacements			1.1.1.1		
		AIII			opec	LLC Miss	LLC Hit	DTLB Overh	Contested	Data Sharing	L1D Replace	L2 Replace	LLC Replace	i
± runTests	12,315,353,293	16,971,401,939	0.726	0.062	0.575						0	1		1
■ thread1TestRD	12,578,500,337	13,417,639,464	0.937	0.177	0.053	0								ı
±thread1TestRW A signif	icant proportion of	vdes is being spe	nt on dat	a fetche	s that miss in	the L2 but hit ir	the LLC. This n	netric includes coh	erence penalties	for shared data	. If contested ac	esses or data sl	haring are indicated a	as likely issues, address
thread2TestRD them fi	rst. Otherwise, cons	ider the same per	formance	tuning a	as you would	apply for an LLC	C-missing worklo	ad - reduce the d	ata working set s	ize, improve dat	a access locality,	consider blockin	g or otherwise partition	oning your working set so
□ thread2TestRW	its in the L2, or bett	ter exploit hardwa	re prefet	chers. C	onsider using	software prefe	tchers, but note	that they can int	erfere with norm	al loads, potenti	ally increasing lat	ency, and that t	hey increase pressur	e on the memory system.
threadTest2RW ← BaseT Thresh	old: ((((((26 * Mi	EM_LOAD_UOPS_	RETIRED.	LLC_HI	T_PS)+(43	* MEM_LOAD_L	JOPS_LLC_HIT_	RETIRED.XSNP_H	IT_PS))+(60 ³	* MEM_LOAD_U	OPS_LLC_HIT_RE	TIRED.XSNP_HI	TM_PS))/CPU_CLK	_UNHALTED.THREAD) > 0.
[Unknown stack frame(s) * (CPU_CLK_UNHALTED	D.THREAD / query	all CPU_	CLK_UN	HALTED.THR	EAD > 0.05))								
⊞ initptd	80,916,502	480,636,595	0.168	1.000	0.000									1
	95,051,238	378,870,881	0.251	1.000	0.000									1
± rand	57,421,589	303,842,475	0.189	1.000	0.000									1
⊕ calculateMHz	137,556,008	246,991,954	0.557	0.262	0.000									ı
± getptd	57,820,967	233,064,764	0.248	1.000	0.000									ı
₩indowProc	151.660.191	135.197.944	1.122	0.018	1.000									i

0.248

0.053

0.937 0.177

0.194

0.000

0.002

0.349

0.250

0.000 🗸

Hardware Profiling: Memory Analysis (RandMem)

🔥 Hardware Events 🗎

Hardware Event Type	Hardware Event Count	Hardware Event Sample Count	Events Per Sample
CPU_CLK_UNHALTED.THREAD	52,524,000,000	26,262	2000000
MEM_LOAD_UOPS_LLC_HIT_RETIRED.XSNP_HITM_PS	129,840,000	2,164	20000
MEM_LOAD_UOPS_LLC_HIT_RETIRED.XSNP_HIT_PS	14,100,000	235	20000
MEM_LOAD_UOPS_LLC_HIT_RETIRED.XSNP_MISS_PS	9,480,000	158	20000
MEM_LOAD_UOPS_LLC_HIT_RETIRED.XSNP_NONE_PS	374,100,000	1,247	100000
MEM_LOAD_UOPS_MISC_RETIRED.LLC_MISS_PS	126,810,000	4,227	10000
MEM_LOAD_UOPS_RETIRED.HIT_LFB_PS	2,698,800,000	8,996	100000
MEM_LOAD_UOPS_RETIRED.L1_HIT_PS	22,740,000,000	3,790	2000000
MEM_LOAD_UOPS_RETIRED.L2_HIT_PS	633,600,000	2,112	100000
MEM_UOPS_RETIRED.ALL_LOADS_PS	27,210,000,000	4,535	2000000
MEM_UOPS_RETIRED.ALL_STORES_PS	4,992,000,000	832	2000000

Call Stack					
Call Stack	CPU_CLK_UNHALTED.THREAD▼	MEM_LOAD_UOPS_LLC_HIT_RETIRE	MEM_LOAD_UOPS_LLC_HIT_RETI	MEM_LOAD_UOPS_LLC_HIT_RETIRED.X	MEM_LOAD_UOPS_LLC_HIT
thread1TestRW	12,600,000,000	40,740,000	7,140,000	4,020,000	72,600,000
- thread1TestRD	11,472,000,000	35,820,000	420,000 [2,400,000	186,600,000
thread2TestRW	7,486,000,000	32,100,000	6,180,000	1,860,000	25,200,000
thread2TestRD	5,878,000,000	17,700,000	360,000 🛭	1,140,000	83,400,000
± runTests	4,040,000,000	0	0	0	0
initptd	1,948,000,000 🛭	0	0	0	0
	1,718,000,000 🛭	0	0	0	0
± rand	1,496,000,000 🛭	0	0	0	0
⊕ getptd	1,136,000,000	0	0	0	0

Other Features

- graphical tool for comparing analysis results
- user task API
 - annotate source code with user tasks
- remote agents for Linux
 - profile Linux applications remotely, using Windows GUI
- MPI Profiling (with Intel's MPI implementation)
- JIT Profiling
 - application must link against jitprofiling library and issue special events
 - LLVM supports the VTune API
- GPU Profiling (for OpenCL running on Intel GPUs)


Agenda

- Overview
 - Sampling Approach
- Features
 - Algorithm Analysis
 - Hardware Profiling
- How It Works
 - User mode Sampling
 - Hardware Event Sampling
- Evaluation

User Mode Sampling

- time-driven approach
- embeds sampling library using LD PRELOAD
 - setup timer for each thread
 - upon timer expiration, issue SIGPROF
 - interrupt process, collector handles signal by sampling stack information

Correlating Event-based sampling with thread quanta




Hardware Event Based Sampling


- event-driven
- implemented in a driver
- Performance Monitoring Unit (PMU) periodically interrupts processor
 - collect information after **SAV** (Sample After Value) events
 - automatic SAV calibration: needs additional run
 - "If you set the Sample After value, specify a number that is sufficiently large. A value that is too low increases the sample rate causing unpredictable results."
- hardware limit on the number of simultaneously sampled events (4)
 - for more events: round-robin multiplexing

Performance Monitoring Unit


- one PMU per core
- one PMU in uncore region



- elapsed cycles
- L1, L2 cache events
- processed instructions
- ...



- uncore bound
- QPI events
- L3 cache events
- memory controller events
- ...



Agenda

- Overview
 - Sampling Approach
- Features
 - Algorithm Analysis
 - Hardware Profiling
- How It Works
 - User mode Sampling
 - Hardware Event Sampling
- Evaluation



Evaluation



Loading 'tbs29524.tb6' file

- + detailed Hardware information
- + tool-supported low-level performance tuning
- + low overhead during application run
- + good visualizations
- long post-processing
- the absolute numbers are not reliable (sampling errors)
 - influenced by system state and randomness
- single user license: 900\$
- confusingly many features

Evaluation (ctd.)

Use VTune...

- + if you target an Intel architecture
 - + and are willing to optimize for it
- + if the application is compute-intensive
- + if hardware awareness counts
 - + strict performance requirements
 - + low-level programming language

Otherwise, use a simpler alternative

- Sampling Profilers: Very Sleepy for Windows, OProfile/gprof for Linux, AMD CodeAnalyst
- for just accessing PMUs: Intel Performance Counter (BSD license)
 - http://software.intel.com/en-us/articles/intel-performance-counter-monitor/#license

6.2 Intel® Software Development Products

In the course of optimization for Intel architecture, the SAP HANA development team benefited dramatically from the use of Intel® Software Development Products and guidance from their colleagues at Intel. The following tools played particularly key roles:

Intel® VTune™ Performance Analyzer helps
take advantage of hardware counters to identify
microarchitectural events, such as cache misses, and
tie them back to specific code locations. This capability
has played an essential role in optimizing the code for
the out-of-order engine and cache hierarchy.

Sources

- Intel Materials: Documentation, Forum, Architecture Manual
 - http://software.intel.com/en-us/articles/intel-vtune-amplifier-xe-2011-documentation
 - http://software.intel.com/en-us/forums/intel-vtune-amplifier-xe-and-vtune-performance-analyzer
 - http://www.intel.de/content/dam/doc/manual/64-ia-32-architectures-optimizationmanual.pdf
- Benchmarks: http://www.roylongbottom.org.uk
- http://www.realworldtech.com/vtune/
- Survey of Software Monitoring and Profiling Tools
 http://www.cse.wustl.edu/~jain/cse567-06/ftp/sw_monitors2.pdf