


Digital Engineering • Universität Potsdan



Max Plauth, Sven Köhler, Felix Eberhardt, Lukas Wenzel and Andreas Polze Operating Systems and Middleware Group



### Why GPUs?



>25% of HPC systems in the Top500 (Nov '18) are powered by GPUs

ParProg20 C2 GPUs

Max Plauth

## A Brief History of GPUs




Fixed Function Graphic Pipelines	•1980s-1990s; configurable, not programmable; first APIs (DirectX, OpenGL); Vertex Processing	
Programmable Real- Time Graphics	•Since 2001: APIs for Vertex Shading, Pixel Shading and texture manipulation; DirectX9	
Unified Graphics and Computing Processors	•2006: NVIDIAs G80; unified processors arrays; three programmable shading stages; DirectX10	
General Purpose GPU (GPGPU)	•Compute problem as native graphic operations; algorithms as shaders; data in textures	ParProg20 C2 GPUs
GPU Computing	•CUDA (2007) / OpenCL (2009); programmable shaders; load and store instructions; barriers; atomics	Max Plauth Chart <b>3</b>

### Recap: Data vs. Task Parallelism




#### Data Parallelism



# Input Data Parallel Processing Result Data

#### Task Parallelism



#### ParProg20 C2 GPUs

GPU Hardware: Discrete GPUs







Chart 5

[Icons by srip, monkik, and Smashicons from www.flaticon.com]

GPU Hardware: Integrated GPUs





ParProg20 C2 GPUs

Max Plauth

Chart 6

[Icons by srip, monkik, and Smashicons from www.flaticon.com]



### Hardware: NVIDIA GA100 Full GPU with 128 SMs



#### ParProg20 C2 GPUs

Max Plauth



### Hardware: NVIDIA GA100 SM


SM L1 Instruction Cache																
L0 Instruction Cache								L0 Instruction Cache								
Warp Scheduler (32 thread/clk)						Warp Scheduler (32 thread/clk)										
Dispatch Unit (32 thread/clk)						Dispatch Unit (32 thread/clk)										
Register File (16,384 x 32-bit)						Register File (16,384 x 32-bit)										
INT32 INT	132 F	P32	FP32	FP64	:		INT32	INT32	FP32	FP32	FP	64				
INT32 INT	32 F	P32	FP32	FP64	•		INT32	INT32	FP32	FP32	FP	64				
INT32 INT	32 F	P32	FP32	FP64	•		INT32	INT32	FP32	FP32	FP	64				
INT32 IN1	132 F	P32	FP32	FP64	1	TENSO	INT32	INT32	FP32	FP32	FP	64		R CORE		
INT32 INT	732 F	P32	FP32	FP64	1	TENSO	INT32	INT32	FP32	FP32	FP	64	TENSOR COR			
INT32 INT	132 F	P32	FP32	FP64	•		INT32	INT32	FP32	FP32	FP	64				
INT32 INT	132 F	P32	FP32	FP64	•		INT32	INT32	FP32	FP32	FP	64				
INT32 IN1	'32 F	P32	FP32	FP64					INT32	FP32			64			
		LD/ ST	LD/ ST		LD/ LI ST S		SFU	LD/ ST	LD/ ST	LD/ ST	LD/ ST	LD/ ST	LD/ ST	LD/ ST	LD/ ST	SFU
	L0 Instruction Cache															
		War	p Sch	eduler (	32 thre	ad/clk)			Warp Scheduler (32 thread/clk)							
		Dis	spatch	i Unit (3	2 threa	ıd/clk)				Di	spatcl	n Unit	(32 th	read/o	clk)	
Register File (16,384 x 32-bit) Register File (16,384 x 32-bit)																
INT32 INT	32 F	P32	FP32	FP64												
INT32 INT		-			·			INT32	INT32	FP32	FP32	FP	64			
	32 F	P32	FP32	FP64					INT32 INT32	FP32 FP32		FP FP				
INT32 IN1			FP32 FP32	FP64 FP64				INT32			FP32		64			
	132 F	P32			1	TENSO	R CORE	INT32	INT32	FP32	FP32 FP32	FP	64 64	ТЕ	ENSO	R CORE
INT32 INT	132 F 132 F 132 F	P32 P32	FP32 FP32 FP32	FP64 FP64 FP64	1 1 1 1	TENSO		INT32 INT32 INT32	INT32 INT32	FP32 FP32 FP32 FP32	FP32 FP32 FP32 FP32	FP FP FP	64 64 64	π	ENSO	R CORE
INT32 INT INT32 INT	132 F 132 F 132 F	P32 P32	FP32 FP32	FP64 FP64	1 1 1 1	TENSO	R CORE	INT32 INT32 INT32 INT32	INT32 INT32 INT32	FP32 FP32 FP32	FP32 FP32 FP32 FP32	FP FP	64 64 64	π	ENSO	R CORE
INT32 INT INT32 INT INT32 INT INT32 INT INT32 INT	732 F 732 F 732 F 732 F 732 F	P32 P32 P32 P32 P32	FP32 FP32 FP32 FP32 FP32	FP64 FP64 FP64 FP64 FP64		TENSO	R CORE	INT32 INT32 INT32 INT32 INT32 INT32	INT32 INT32 INT32 INT32 INT32 INT32	FP32 FP32 FP32 FP32 FP32 FP32	FP32 FP32 FP32 FP32 FP32 FP32	FP FP FP FP	*64 *64 *64 *64	Τ	ENSO	R CORE
INT32 INT INT32 INT INT32 INT INT32 INT INT32 INT INT32 INT	<ul> <li>32</li> <li>532</li> &lt;</ul>	P32 P32 P32 P32 P32 P32	FP32 FP32 FP32 FP32 FP32 FP32	FP64 FP64 FP64 FP64 FP64				INT32 INT32 INT32 INT32 INT32 INT32 INT32	INT32 INT32 INT32 INT32 INT32 INT32	FP32 FP32 FP32 FP32 FP32 FP32 FP32	FP32 FP32 FP32 FP32 FP32 FP32 FP32	FP FP FP FP FP	+64 +64 +64 +64 +64			
INT32 INT INT32 INT INT32 INT INT32 INT INT32 INT INT32 INT	<ul> <li>32</li> <li>532</li> <li>532</li></ul>	P32 P32 P32 P32 P32	FP32 FP32 FP32 FP32 FP32	FP64 FP64 FP64 FP64 FP64 FP64		D/ LD/	R CORE	INT32 INT32 INT32 INT32 INT32 INT32	INT32 INT32 INT32 INT32 INT32 INT32	FP32 FP32 FP32 FP32 FP32 FP32	FP32 FP32 FP32 FP32 FP32 FP32	FP FP FP FP	*64 *64 *64 *64	TTE LD/ ST	ENSO LD/ ST	R CORE
INT32 INT INT32 INT INT32 INT INT32 INT INT32 INT INT32 INT	<ul> <li>32</li> <li>532</li> &lt;</ul>	P32 P32 P32 P32 P32 P32 P32 P32	FP32 FP32 FP32 FP32 FP32 FP32 FP32	FP64 FP64 FP64 FP64 FP64 FP64		D/ LD/ T ST		INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32	INT32 INT32 INT32 INT32 INT32 INT32 INT32 LD/ ST	FP32 FP32 FP32 FP32 FP32 FP32 FP32 LD/ ST	FP32 FP32 FP32 FP32 FP32 FP32 FP32 LD/ ST	FP FP FP FP FP FP	64 64 64 64 64 64 64	LD/	LD/	

ParProg20 C2 GPUs

Max Plauth



#### Hardware: AMD RDNA/Navi GPU




#### ParProg20 C2 GPUs

Max Plauth




#### Hardware: Intel Iris Gen11 iGPU





### Hardware: ARM Mali 2nd Gen Valhall iGPU





#### ParProg20 C2 GPUs

Max Plauth

# (Vendor independent) properties of GPUs

- Current GPU designs are based on many superscalar "cores"
- "Cores" are grouped in SMs/Compute Engines/Subslices/Shader Cores/...
- Unlike CPUs, GPU "cores" cannot operate independently from each other
  - "Cores" share control-flow logic and operate in warps / wavefronts
  - Number of "cores" per warp / wavefront varies from vendor to vendor
  - $\square$  Branching within a warp results in serialized execution  $\rightarrow$  expensive
- Memory bandwidth increases, but latency can hardly be improved
  - Large register file / L1\$ required to support many active threads
  - #active threads >> #cores required for latency hiding
- Complex memory hierarchy must be managed by software explicitly

Max Plauth

ParProg20 C2


Chart **12** 

**GPUs** 

HPI Hasso Plattner Institut

## CUDA Programming Model

- Three key abstractions
  - A hierarchy of threads groups
  - Shared memories
  - Barrier Synchronization
- "Foster says hello!"
  - Partitioning/Communication:
    - Each thread performs smallest possible task
  - Agglomeration/Mapping:
    - Coarse tasks are performed by blocks of threads
    - Blocks enable scalability from entry level to enthusiast level GPUs



HPI Hasso Plattner Institut

ParProg20 C2 GPUs

HPI Hasso Plattner Institut


- "a routine compiled for high throughput accelerators" (Wikipedia)
- An instance of a kernel function is executed once per thread
- Indices determine what portion of work is performed by a kernel instance
- Think of kernels as the body of an inner loop

```
ParProg20 C2
GPUs
Max Plauth
```



# CUDA Programming Model: Thread Hierarchy

- Each thread only performs light work
  - e.g. performs an operation on a single array element
- Threads are grouped in blocks
  - Threads are identified using the built-in, 3-component index vector threadIdx
  - The dimensions of the thread blocks are accessible via the blockDim vector
- All blocks are organized in the grid
  - Blocks are identified using the built-in, 3-component index vector blockIdx




#### ParProg20 C2 GPUs



# CUDA Programming Model: Memory Hierarchy

- Register File
  - Private to each thread
  - Fastest memory, several variables
- Shared Memory
  - Shared per block
  - Fast memory, several kilobytes
  - Managed manually
- Global Memory
  - Shared per process
  - Slowest memory, several gigabytes



ParProg20 C2 GPUs

Max Plauth

#### HPI Hasso Plattner Institut

### **CUDA Execution Model**

- Single Instruction, Multiple Threads
  - Each thread executes the same code
- A thread block is executed on one streaming multiprocessor (SM)
  - Synchronization and communication is only possible within blocks
  - Inter-block data exchange is only possible via global memory
- Warps: a SM schedules/executes threads in units of 32 threads
  - Warps (used to) share a single program counter amongst all 32 threads
  - Divergent code results in serialized execution
  - Synchronization in divergent code will lead to deadlocks

ParProg20 C2 GPUs Max Plauth



#### CUDA C++

- Single-Source Approach:
  - Host and device code can be mixed in the same source files
- CUDA 10: superset of ISO C++14 with additions including
  - Function Execution Space Specifiers
    - \_\_global\_\_, \_\_device\_\_, \_\_host\_\_, \_\_noinline\_\_, \_\_forceinline\_\_
  - Variable Memory Space Specifiers
    - \_\_device\_\_, \_\_constant\_\_, \_\_shared\_\_, \_\_managed\_\_, \_\_restrict\_\_
  - Built-in Variables
    - threadIdx, blockDim, blockIdx, gridDim, warpSize
  - Synchronization Functions
    - cudaDeviceSynchronize(), cudaStreamSynchronize(), ...
  - Memory Management
    - cudaMalloc(), cudaFree(), cudaMallocHost(), cudaFreeHost() ...

ParProg20 C2 GPUs

Chart **18** 

### Simple CUDA Code Workflow

- 1. Allocate host memory (and prepare input data)
- 2. Allocate device memory
- 3. Copy input data from host memory to device memory
- 4. Launch Kernel
- 5. Copy result from device memory to host memory
- 6. Free resources





# Example: Vector Addition CUDA Kernel

- Kernel body is instantiated once for each thread
  - Each thread has a unique index

ParProg20 C2 GPUs Max Plauth

HPI

Hasso Plattner

Institut

Code that actually executes on the GPU

#### Example: Vector Addition Host Code



// Error code to check return values for CUDA calls
cudaError\_t err = cudaSuccess;

```
// Print the vector length to be used, and compute its size
int numElements = 50000;
size_t size = numElements * sizeof(float);
```

```
// Allocate the host input vector A, B, and C
float *h_A = (float *)malloc(size);
float *h_B = (float *)malloc(size);
float *h_C = (float *)malloc(size);
```

```
// Initialize the host input vectors
for (int i = 0; i < numElements; ++i)
{
    h_A[i] = rand()/(float)RAND_MAX;
    h_B[i] = rand()/(float)RAND_MAX;
}
// Allocate the device input vector A
float *d_A = NULL;</pre>
```

```
float *d_B = NULL;
float *d_C = NULL;
err = cudaMalloc((void **)&d_A, size);
err = cudaMalloc((void **)&d_A, size);
err = cudaMalloc((void **)&d A, size);
```

```
// Copy the host input vectors A and B to device memory
err = cudaMemcpy(d_A, h_A, size, cudaMemcpyHostToDevice);
err = cudaMemcpy(d B, h B, size, cudaMemcpyHostToDevice);
```

```
// Launch the Vector Add CUDA Kernel
```

```
int threadsPerBlock = 256;
int blocksPerGrid =(numElements + threadsPerBlock - 1) /
threadsPerBlock;
vectorAdd<<<blocksPerGrid, threadsPerBlock>>>(d_A, d_B, d_C,
numElements);
err = cudaGetLastError();
```

```
// Copy the device result back to host memory.
err = cudaMemcpy(h C, d C, size, cudaMemcpyDeviceToHost);
```

```
// Free device global memory
err = cudaFree(d_A);
err = cudaFree(d_B);
err = cudaFree(d C);
```


```
// Free host memory
free(h_A);
free(h_B);
free(h_C);
```

return 0;


#### ParProg20 C2 GPUs

# A brief comparison: CUDA vs. OpenCL





- Vendor-dependent
- Exposes hardware features
- GPUs only



- Vendor-independent standard
- No direct access to hardware
- CPUs, GPUs, DSPs, FPGAs...

#### ParProg20 C2 GPUs



### Terminology: CUDA vs. OpenCL

Term	CUDA	OpenCL
	grid	NDRange
	block	work-group
	thread	work-item
	warp	sub-group
Thread index	threadIdx.x	get_local_id(0)
Group index	blockIdx.x	get_group_id(0)
Group dimension	blockDim.x	get_local_size(0)
Thread count	gridDim.x	get_global_size(0)
Kernel Launch	<<< >>>	clEnqueueNDRangeKernel
Global Memory	global	global
Group Memory	shared	local
Thread Local Storage	local	private
Constant Memory	constant	constant

#### ParProg20 C2 GPUs

Max Plauth


### Best Practices for Performance Tuning



Algorithm Design	• Asynchronous, Recompute, Simple	
Memory Transfer	• Chaining, Overlap Transfer & Compute	
Control Flow	Avoid Divergent Branching	
Memory Types	• Local Memory as Cache, rare resource	
Memory Access	Coalescing, Bank Conflicts	
Sizing	• Work-Group Size, Work / Work-Item	ParProg20 C2 GPUs
Instructions	• Shifting, Fused Multiply, Vector Types	Max Plauth
Precision	• Native Math Functions, Build Options	Chart <b>24</b>

# Performance Tuning: Overlap Transfer & Compute

- Per default, all commands are performed in-order in the default stream
- Level of concurrency can be increased by using multiple streams, e.g. for overlapping memory transfers with computation



ParProg20 C2 GPUs



## Performance Tuning: Overlap Transfer & Compute



- Streams must be created explicitly
  - cudaCreateStream(), cudaDestroyStream()
- Asynchronous API functions must be used, with stream as parameter
  - Many functions of the CUDA API exist in sync. and async. versions
  - cudaMemcpy() vs. cudaMemcpyAsync()
- Kernel launches are always asynchronous
  - Explicit synchronization:cudaDeviceSynchronize() or cudaStreamSynchronize()
  - Implicit synchronization at next sync. call in the same stream, e.g. cudaMemcpy()

ParProg20 C2 GPUs

# Performance Tuning: Divergent Branching and Predication

#### **Divergent Branching**

- Flow control instruction (if, switch, do, for, while) can result in different execution paths
- Data parallel execution  $\rightarrow$  varying execution paths will be serialized
- Threads converge back to same execution path after completion

#### **Branch Predication**

- Instructions are associated with a per-thread condition code (predicate)
  - All instructions are scheduled for execution
  - Predicate true: executed normally
  - Predicate false: do not write results, do not evaluate addresses, do Max Plauth not read operands
- Compiler may use branch predication for if or switch statements

**GPUs** 

ParProg20 C2



Performance Tuning: Shared, Texture, and Constant Memory

#### **Shared Memory**


- Memory latency much lower than global memory latency
- Small, no coalescing problems, prone to memory bank conflicts

#### **Texture Memory**

- 2-dimensionally cached, read-only
- Can be used to avoid uncoalesced loads form global memory

#### **Constant Memory**

• Cached, read-only, 64 KB



ParProg20 C2 GPUs

HPI

Hasso

Institut

Performance Tuning: Memory Coalescing

#### Simple Access Pattern


- The k-th thread accesses the k-th word in a cache line. Not all threads need to participate.
- A single 128B L1 cache line is sufficient.

#### Sequential but Misaligned Access


 Sequential threads access memory that is sequential but not aligned with the cache lines, two 128-byte L1 cache lines will be requested.

#### **Strided Accesses**

- Stride of 2 results in a 50% of Ld/St efficiency
- Worst case: One word per cache line is used









# Performance Tuning: Memory Coalescing



Sequential but Misaligned Access

Strided Accesses

ParProg20 C2 GPUs Max Plauth Heterogeneous Computing with GPUs and CUDA References



- "CUDA Toolkit Documentation". NVIDIA Corporation <u>https://docs.nvidia.com/cuda/</u>
- "A history of the NVIDIA Stream Multiprocessor". Fabien Sanglard, <u>https://fabiensanglard.net/cuda/index.html</u>
- Code Examples for Optimization Techniques
  - "Using Shared Memory in CUDA C/C++". Mark Harris, <u>https://devblogs.nvidia.com/using-shared-memory-cuda-cc/</u>
  - "How to Access Global Memory Efficiently in CUDA C/C++ Kernels". Mark Harris, <u>https://devblogs.nvidia.com/how-access-global-</u> memory-efficiently-cuda-c-kernels/
  - "How to Overlap Data Transfers in CUDA C/C++". Mark Harris, <u>https://devblogs.nvidia.com/how-overlap-data-transfers-cuda-cc/</u>

ParProg20 C2 GPUs



Digital Engineering • Universität Potsdam



Thank you for your attention!